A Comparison Between Sub-threshold and Adiabatic Power Saving Techniques
نویسندگان
چکیده
This paper analyzes the difference between two techniques of power saving circuit design. As the number of transistors increases power consumption and the need for more power efficient products increases there is greater motivation to design circuits to fulfill these expectations. We will give a comparison between these two technologies using an adder as the basic circuit. We will compare the power output between different values of VDD set at sub-threshold. We will compare several different styles of adiabatic techniques. We will compare the power consumption of an adiabatic adder run at sub-threshold and see how it will perform.
منابع مشابه
Switched-Capacitor Dynamic Threshold PMOS (SC-DTPMOS) Transistor for High Speed Sub-threshold Applications
This work studies the effects of dynamic threshold design techniques on the speed and power of digital circuits. A new dynamic threshold transistor structure has been proposed to improve performances of digital circuits. The proposed switched-capacitor dynamic threshold PMOS (SC-DTPMOS) scheme employs a capacitor along with an NMOS switch in order to effectively reduce the threshold voltage of ...
متن کاملVariations of the Power Dissipation in Adiabatic Logic Gates
The yield of adiabatic circuits strongly depends on the effects of parameter variations on the power dissipation. The dispersion of the threshold voltage has the most important impact on the yield. Different effects on the energy consumption due to interdie and intra-die variations of the threshold voltage are presented. Three logic families, the Efficient Charge Recovery Logic (ECRL), the Posi...
متن کاملDesign and Analysis of Full Adder Using Adiabatic Logic
Power dissipation is an increasing concern in VLSI circuits. New logic circuits have been developed to meet these power requirements. Power dissipation can be minimized by using various adiabatic logic circuits. In this paper an Adder circuit has been proposed based on 2PASCL and ECRL logic and then compared with Positive Feedback Adiabatic Logic(PFAL), Two-Phase Adiabatic Static Clocked Logic(...
متن کاملA Sub-threshold 9T SRAM Cell with High Write and Read ability with Bit Interleaving Capability
This paper proposes a new sub-threshold low power 9T static random-access memory (SRAM) cell compatible with bit interleaving structure in which the effective sizing adjustment of access transistors in write mode is provided by isolating writing and reading paths. In the proposed cell, we consider a weak inverter to make better write mode operation. Moreover applying boosted word line feature ...
متن کاملReduction of Static Power Dissipation in Adiabatic Combinational Circuits Using Power Gating MTCMOS
This paper proposes a method to reduce static power consumption in Adiabatic logic circuits based on Complementary Pass transistor Adiabatic Logic (CPAL) operated by two phase power clocks. We are applying power gating MTCMOS technique to reduce static power consumption in CPAL circuits. We tested MTCMOS power gating technique on 4-bit ripple carry adder to observe effect of static power reduct...
متن کامل